FIG. 1





FIG. 2
TEST ON THREE MEMORIES COUPLED TO A SINGLE SEQUENTIAL BIST CONTROLLER USING THREE SEPARATE IDLE PERIODS



SYNC PIN 106 N MULTIPLE BIST CONTROLLERS WITH SINGLE SYNCHRONIZE AND RESUME PINS SIGNAL COMBINER 1917 80% **7** 82 128x4 16x4 SYNCHRONIZE SIGNAL INTEGRATED CIRCUIT -103 7 101 32x4 8x4 84 100 ,94 4x4 8x4 OUTER PACKAGE CONTROLLER CONTROLLER FSM | FSM 90 NTH BIST BIST 1ST 108 RESUME PIN 22 ATE

FIG. 4
TEST OF MEMORIES WITH MULTIPLE PARALLEL BIST CONTROLLERS USING SYNCHRONIZATION STATE




FIG. 5

TEST OF MEMORIES WITH MULTIPLE PARALLEL BIST
CONTROLLERS USING SYNCHRONIZATION STATE (CONTINUED)




FIG. 6
TEST OF MEMORIES WITH MULTIPLE SEQUENTIAL BIST CONTROLLERS USING SYNCHRONIZATION STATE




FIG. 7

TEST OF MEMORIES WITH MULTIPLE SEQUENTIAL BIST CONTROLLERS USING SYNCHRONIZATION STATE (CONTINUED)




FIG. 8—BIST CONTROLLER GENERATOR




FIG. 9
GENERATING A BIST CONTROLLER THAT RUNS USER DEFINABLE ALGORITHIMS WITH SYNC KEYWORD

